IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Keith A. Joyner, et al. Applicant: -

Serial No: - 10/068,014

.Victor A. Mandala Examiner:

Filed:

02/05/2002

For:

METHOD FOR MANUFACTURING AND STRUCTURE FOR TRANSISTORS WITH

JAN 1 6 2003

REDUCED GATE TO CONTACT SPACING

7239 2826

TI-29912

#4 Election FIDNES 1-22-03

ELECTION

Assistant Commissioner for Patents Washington, DC 20231

MAILING CERTIFICATE UNDER 37 C.F.R. § 1.8(a) I hereby certify that the above correspondence is being

deposited with the U.S. Postal Service with sufficient postage as First Class Mail in an envelope addressed to: Assistant Commissioner for Patents, Washington, DC

Docket No:

Conf. No:

Art Unit:

Dear Sir:

This election is offered in response to the Examiner's restriction requirement mailed December 16, 2002.

Applicants hereby elect to pursue Group II of Claims 1-14, drawn to method for manufacturing a transistor, without traversing the Examiner's restriction requirement.

Respectfully submitted.

Attorney for Applicants

Reg. No. 44,923

Texas Instruments Incorporated P.O. Box 655474, MS 3999 Dallas, TX 75265 (972) 917-4258